SheikahWolf/DC-Load-Analog
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

FIRST PUSH.2021.04.17-15:28

Browse Source
This commit is contained in:
SheikahakiehS
2021-04-17 15:29:03 +08:00
parent 7db393a236
commit eaff7acb6e
6 changed files with 2281 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

33
DC-Load-Analog.pro Normal file
View File

@@ -0,0 +1,33 @@
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]